VLSI Design & Technology Test Questions
Q. The utilization of CAD tools for drawing timing waveform diagram and transforming it into a network of logic gates is known as ________.
a. Waveform Editor
b. Waveform Estimator
c. Waveform Simulator
d. Waveform Evaluator
No explanation is available for this question!