VLSI Design & Technology Test Questions

Engineering MCQs CBSE MCQs

Q.  In VHDL, which object/s is/are used to connect entities together for the model formation?

a. Constant
b. Variable
c. Signal
d. All of the above



 

Related Content

 

    Discussion

➨ Post your comment / Share knowledge


▲