|
MCQs: In CPU structure, where is one of the operand provided by an accumulator in order to store the result?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In CPU structure, which register provides the address for fetching of data or instruction especially by means of processor?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In CPU structure, what kind of instruction to be executed is held by an instruction Register (IR)?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In ADSP 21xx architecture, which notation represents ALU overflow condition?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which kind of low-order 16 bits control register is also regarded as 'Machine Status Word' (MSW) in order to make it compatible with i286?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In the test registers, what do/does the linear address bit hold/s with respect to TLB (Translation Look-aside Buffers)?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: For addressing in real mode, which segment plays a significant role in the storage of destination operands during the string operation?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In x86 architecture, which type of gate acts as an intermediary between code segments at different privilege levels (PLs)?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In Pentium processor, which write buffer is used by the pipeline ALUs in order to write the result to the memory?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which stage associated with pipelining mechanism recognizes the instruction that is to be executed?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which kind of addressing mode for memory access operands support pre-index and post-index in addition to the generation of memory address by an immediate value added to a register?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which mnemonic implies 'plus' meaning in the branch instructions?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In the branch instructions of ARM, what does the mnemonic BVC imply?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which type of branching instructions of thumb possesses 11-bit address & is generally applicable for slightly longer jumps in order to implement the instructions like GOTO of high level languages?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which types of an embedded systems involve the coding at a simple level in an embedded 'C', without any necessity of RTOS?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which microcontrollers are adopted for designing medium scale embedded systems?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In Cortex-A processor series, which among the following is the standalone and smallest processor in size constraints with high-end application support?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which interrupt controller is present in Cortex-A15 processor?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In Cortex-R processor series, which among the following represent/s dual core configuration along with the space saving the floating point unit?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: For the supplied data, which edge level is necessary for LCD in order to latch the data?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
