|
MCQs: Which among the following is/are regarded as an/the active resistor/s?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In testability, which terminology is used to represent or indicate the formal evidences of correctness?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following is regarded as an electrical fault?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following faults occur/s due to physical defects?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In logic synthesis, ________ is an EDIF that gives the description of logic cells & their interconnections.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which level of system implementation includes the specific function oriented registers, counters & multiplexers?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following is/are taken into account for post-layout simulation?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following operation/s is/are executed in physical design or layout synthesis stage?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In VHDL, which class of scalar data type represents the values necessary for a specific operation?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following is pre-defined in the standard package as one-dimensional array type comprising each element of BIT type?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In composite data type of VHDL, the record type comprises the elements of _______data types.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following wait statement execution causes the enclosing process to suspend and then wait for an event to occur on the signals?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: After an initialization phase, the simulator enters the ______phase.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which concept proves to be beneficial in acquiring concurrency and order independence?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: An event is nothing but ______ target signal, which is to be updated.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which functions are performed by static timing analysis in simulation?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following is/are regarded as the function/s of translation step in synthesis process?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In synthesis flow, which stage/s is/are responsible for converting an unoptimized boolean description to PLA format?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In synthesis flow, the flattening process generates a flat signal representation of _____levels.
A. AND
B. OR
C. NOT
D. EX-OR
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: If the level of fan-out is beyond a limit in synthesis, it results in an insertion of buffer by ultimate effect of _____ the speed.
Category: Electronic Engineering Questions, Published by: teswesm
|
