|
MCQs: In ADSP 21 xx architecture, how many previously executed instructions are stored in instruction cache of cache memory?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In TMS 320 C5X processor, which operation/s is/are performed by Compare Select & Store Unit (CSSU)?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In TMS 320 C5X processor, which memory segment provides interfacing to external memory mapped peripherals and also serves as extra data storage space?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: How are the instructions executed in DSP Processors?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: The utilization of CAD tools for drawing timing waveform diagram and transforming it into a network of logic gates is known as ________.
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which among the following is a process of transforming design entry information of the circuit into a set of logic equations?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: _________ is the fundamental architecture block or element of a target PLD.
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In VLSI design, which process deals with the determination of resistance & capacitance of interconnections?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Among the VHDL features, which language statements are executed at the same time in parallel flow?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In Net-list language, the net-list is generated _______synthesizing VHDL code.
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In VHDL, which object/s is/are used to connect entities together for the model formation?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which data type in VHDL is non synthesizable & allows the designer to model the objects of dynamic nature?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which type of simulation mode is used to check the timing performance of a design?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In the simulation process, which step specifies the conversion of VHDL intermediate code so that it can be used by the simulator?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which type of simulator/s neglect/s the intra-cycle state transitions by checking the status of target signals periodically irrespective of any events?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which among the following is not a characteristic of 'Event-driven Simulator'?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which among the following is an output generated by synthesis process?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Register transfer level description specifies all of the registers in a design & ______ logic between them.
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: In synthesis process, the load attribute specify/ies the existing amount of _________load on a particular output signal.
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
|
MCQs: Which attribute in synthesis process specify/ies the resistance by controlling the quantity of current it can source?
Category: Electronic Engineering Questions, Published by: T-Code Scripts
|
