VLSI Design & Technology Test Questions

Q.  Which level of system implementation includes the specific function oriented registers, counters & multiplexers?

a. Module level
b. Logical level
c. Physical level
d. All of the above


ANSWER: See Answer
 
No explanation is available for this question!
MCQs:  Simple Programmable Logic Devices (SPLDs) are also regarded as _____________.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In signal integrity, which noise/s occur/s due to impedance mismatch, stubs, vias and other interconnection discontinuities?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In floorplanning, placement and routing are __________ tools.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In floorplanning, which phase/s play/s a crucial role in minimizing the ASIC area and the interconnection density?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In CMOS inverter, the propagation delay of a gate is the/an _________ transition delay time for the signal during propagation from input to output especially when the signal changes its value.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  For complex gate design in CMOS, OR function needs to be implemented by _______ connection/s of MOS.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In MOS devices, the current at any instant of time is ______of the voltage across their terminals.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  On the basis of an active load, which type of inverting CMOS amplifier represents low gain with highly predictable small and large signal characteristics?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  An ideal op-amp has ________
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Stuck open (off) fault occur/s due to _________
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which type/s of stuck at fault model exhibit/s the reduced complexity level of test generation?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Why is multiple stuck-at fault model preferred for DUT?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which among the following EDA tool is available for design simulation?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which among the following functions are performed by MSI category of IC technology?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  The 'next' statements skip the remaining statement in the ________ iteration of loop and execution starts from first statement of next iteration of loop.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  An Assert is ______ command.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Timing analysis is more efficient with synchronous systems whose maximum operating frequency is evaluated by the _________path delay between consecutive flip-flops.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  What is/are the necessity/ies of Simulation Process in VHDL?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Why is the use of mode buffer prohibited in the design process of synthesizer?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  If a port is declared as buffer, then which problem is generated in hierarchical design due to mapping with port of buffer mode of other entities only?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts