|
MCQs: In floorplanning, placement and routing are __________ tools.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In floorplanning, which phase/s play/s a crucial role in minimizing the ASIC area and the interconnection density?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In CMOS inverter, the propagation delay of a gate is the/an _________ transition delay time for the signal during propagation from input to output especially when the signal changes its value.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: For complex gate design in CMOS, OR function needs to be implemented by _______ connection/s of MOS.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In MOS devices, the current at any instant of time is ______of the voltage across their terminals.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: On the basis of an active load, which type of inverting CMOS amplifier represents low gain with highly predictable small and large signal characteristics?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: An ideal op-amp has ________
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Stuck open (off) fault occur/s due to _________
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which type/s of stuck at fault model exhibit/s the reduced complexity level of test generation?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Why is multiple stuck-at fault model preferred for DUT?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following EDA tool is available for design simulation?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which among the following functions are performed by MSI category of IC technology?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: The 'next' statements skip the remaining statement in the ________ iteration of loop and execution starts from first statement of next iteration of loop.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: An Assert is ______ command.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Timing analysis is more efficient with synchronous systems whose maximum operating frequency is evaluated by the _________path delay between consecutive flip-flops.
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: What is/are the necessity/ies of Simulation Process in VHDL?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Why is the use of mode buffer prohibited in the design process of synthesizer?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: If a port is declared as buffer, then which problem is generated in hierarchical design due to mapping with port of buffer mode of other entities only?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: Which UART component/s divide/s the system clock to provide the bit clock with the period equal to one bit time and Bclock x 8?
Category: Electronic Engineering Questions, Published by: teswesm
|
|
MCQs: In Gray coding, when the state machine changes state, ______ bit/s in the state vector changes the value.
Category: Electronic Engineering Questions, Published by: teswesm
|
