VLSI Design & Technology Test Questions

Q.  Which among the following is an output generated by synthesis process?

a. Attributes & Library
b. RTL VHDL description
c. Circuit constraints
d. Gate-level net list


ANSWER: See Answer
 
No explanation is available for this question!