VLSI Design & Technology Test Questions

Q.  Which among the following constraint/s is/are involved in a state-machine description?

a. State variable & clock
b. State transitions & output specifications
c. Reset condition
d. All of the above


ANSWER: See Answer
 
No explanation is available for this question!