VLSI Design & Technology Test Questions

Q.  What is/are the necessity/ies of Simulation Process in VHDL?

a. Requirement to test designs before implementation & usage
b. Reduction of development time
c. Decrease the time to market
d. All of the above


ANSWER: See Answer
 
No explanation is available for this question!