MCQs: In fusible link technologies, the undesired fuses are removed by the pulse application of _____voltage & current to device input.
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which programming technology/ies is/are predominantly associated with SPLDs and CPLDs?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Before the commencement of design, the clocking strategy determine/s __________
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which method/s of physical clocking is/are a /the recursive structure where the memory elements are grouped together to make the use of nearby or same distribution points?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Increase in the physical distance of H-tree _________the skew rate.
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which type of MOSFET exhibits no current at zero gate voltage?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: In enhancement MOSFET, the magnitude of output current __________ due to an increase in the magnitude of gate potentials.
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: In DIBL, which among the following is/are regarded as the source/s of leakage?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which among the following can be regarded as an/the application/s of MOS switch in an IC design?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: In MOS switch, clock feedthrough effect is also known as __________.
A. charge injection
B. charge feedthrough
C. charge carrier
D. charge ejaculation
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which among the following is/are regarded as an/the active resistor/s?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: In testability, which terminology is used to represent or indicate the formal evidences of correctness?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which among the following is regarded as an electrical fault?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which among the following faults occur/s due to physical defects?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: In logic synthesis, ________ is an EDIF that gives the description of logic cells & their interconnections.
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which level of system implementation includes the specific function oriented registers, counters & multiplexers?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which among the following is/are taken into account for post-layout simulation?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which among the following operation/s is/are executed in physical design or layout synthesis stage?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: In VHDL, which class of scalar data type represents the values necessary for a specific operation?
Category: Electronic Engineering Questions, Published by: teswesm
|
MCQs: Which among the following is pre-defined in the standard package as one-dimensional array type comprising each element of BIT type?
Category: Electronic Engineering Questions, Published by: teswesm
|