VLSI Design & Technology Test Questions

Q.  In VHDL, which object/s is/are used to connect entities together for the model formation?

a. Constant
b. Variable
c. Signal
d. All of the above


ANSWER: See Answer
 
No explanation is available for this question!