VLSI Design & Technology Test Questions

Q.  In synthesis flow, the flattening process generates a flat signal representation of _____levels.

A. AND
B. OR
C. NOT
D. EX-OR


a. A & B
b. C & D
c. A & C
d. B & D


ANSWER: See Answer
 
No explanation is available for this question!