VLSI Design & Technology Test Questions

Q.  In logic synthesis, ________ is an EDIF that gives the description of logic cells & their interconnections.

a. Netlist
b. Checklist
c. Shitlist
d. Dualist


ANSWER: See Answer
 
No explanation is available for this question!