VLSI Design & Technology Test Questions

Q.  In floorplanning, which phase/s play/s a crucial role in minimizing the ASIC area and the interconnection density?

a. Placement
b. Global Routing
c. Detailed Routing
d. All of the above


ANSWER: See Answer
 
No explanation is available for this question!