VLSI Design & Technology Test Questions

Q.  In DIBL, which among the following is/are regarded as the source/s of leakage?

a. Subthreshold conduction
b. Gate leakage
c. Junction leakage
d. All of the above


ANSWER: See Answer
 
No explanation is available for this question!
MCQs:  In synthesis flow, the flattening process generates a flat signal representation of _____levels. A. AND B. OR C. NOT D. EX-OR
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  If the level of fan-out is beyond a limit in synthesis, it results in an insertion of buffer by ultimate effect of _____ the speed.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which among the following constraint/s is/are involved in a state-machine description?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which among the following is/are identical in Mealy & Moore machines?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which method/s is/are adopted for acquiring spike-free outputs?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In SM chart for UART transmitter, which state/s indicate/s the waiting of sequential machine for the rising edge of bit clock and the consequent clearing of low order bit of TSR in order to transmit logic '0' for one bit time?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  The devices which are based on fusible link or antifuse are _________time/s programmable.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which among the following is/are not suitable for in-system programming?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Simple Programmable Logic Devices (SPLDs) are also regarded as _____________.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In signal integrity, which noise/s occur/s due to impedance mismatch, stubs, vias and other interconnection discontinuities?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In floorplanning, placement and routing are __________ tools.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In floorplanning, which phase/s play/s a crucial role in minimizing the ASIC area and the interconnection density?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In CMOS inverter, the propagation delay of a gate is the/an _________ transition delay time for the signal during propagation from input to output especially when the signal changes its value.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  For complex gate design in CMOS, OR function needs to be implemented by _______ connection/s of MOS.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  In MOS devices, the current at any instant of time is ______of the voltage across their terminals.
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  On the basis of an active load, which type of inverting CMOS amplifier represents low gain with highly predictable small and large signal characteristics?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  An ideal op-amp has ________
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Stuck open (off) fault occur/s due to _________
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Which type/s of stuck at fault model exhibit/s the reduced complexity level of test generation?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts
MCQs:  Why is multiple stuck-at fault model preferred for DUT?
Category: Electronic Engineering Questions,   Published by: T-Code Scripts