VLSI Design & Technology Test Questions

Q.  If a port is declared as buffer, then which problem is generated in hierarchical design due to mapping with port of buffer mode of other entities only?

a. Structural Modeling
b. Functional Modeling
c. Behavioral Modeling
d. Data Flow Modeling

ANSWER: See Answer
No explanation is available for this question!